Up to two layers of epitaxial graphene have been grown on the Si-face of 2 in. SiC wafers exhibiting room-temperature Hall mobilities up to 2750 cm 2 V −1 s −1 , measured from ungated, large, 160 ϫ 200 m 2 Hall bars, and up to 4000 cm 2 V −1 s −1 , from top-gated, small, 1 ϫ 1.5 m 2 Hall bars. The growth process involved a combination of a cleaning step of the SiC in a Si-containing gas, followed by an annealing step in argon for epitaxial graphene formation. The structure and morphology of this graphene has been characterized using atomic force microscopy, high resolution transmission electron microscopy, and Raman spectroscopy. Furthermore, top-gated radio frequency field-effect transistors ͑rf-FETs͒ with a peak cutoff frequency f T of 100 GHz for a gate length of 240 nm were fabricated using epitaxial graphene grown on the Si-face of SiC that exhibited Hall mobilities up to 1450 cm 2 V −1 s −1 from ungated Hall bars and 1575 cm 2 V −1 s −1 from top-gated ones. This is by far the highest cutoff frequency measured from any kind of graphene.
I. INTRODUCTION
Graphene is an atomically thin layer comprising carbon atoms arranged in a two-dimensional ͑2D͒ hexagonal lattice. It is a 2D semiconductor that exhibits a linear relationship between electronic energy and 2D momentum, and the carriers in it are modeled as relativistic Dirac fermions.
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Graphene exhibits remarkable transport properties [3] [4] [5] including carrier mobilities on the order of 200 000 cm 2 V −1 s −1 at cryogenic temperatures in suspended graphene. 6 As a result, it is a good candidate for future high frequency field-effect transistor ͑FET͒ applications. Although a macroscopic, 2D graphene sheet is generally a zero-band-gap semiconductor, it has potential to be used as the active channel in FETs for analog, rf applications such as low-noise amplifiers.
The 2D nature of graphene facilitates the fabrication of planar graphene devices and integrated circuits using standard semiconductor industry processes, a major advantage over one-dimensional structures such as carbon nanotubes. Graphene has been produced by exfoliation of graphite, 7 epitaxially on SiC by high temperature decomposition of the latter, 8 or on metals. [9] [10] [11] Although high quality graphene flakes can be obtained by repetitive exfoliation of graphite, this is not a process that can be used in large scale fabrication, mainly due to the fact that no suitable method has been demonstrated yet that enables the formation of structurally coherent graphene over wafer-scale areas, or even the formation of large arrays of small-size graphene flakes arranged with a unique and predictable azimuthal orientation on a substrate. Growing graphene by subtractive epitaxy on semi-insulating SiC substrates offers the advantage of structural coherence over large areas, because the azimuthal orientation of graphene is governed, to a large degree, by the crystal structure of the substrate surface. This is especially true in the case of the Siface surface of SiC. 12, 13 In this paper, we report the growth of one to two layers of epitaxial graphene on the Si-face of 2 in. SiC wafers, its structure and morphology, and its room-temperature Hall mobility measured on large ungated Hall bars and small gated Hall bars. Furthermore, we provide for the first time a detailed account on the graphene growth process and characterization, device fabrication, and device characteristics for the recently reported record-breaking radio frequency fieldeffect transistors ͑rf-FETs͒ comprising such epitaxial graphene on SiC and exhibiting record cutoff frequency f T up to 100 GHz for a gate length of 240 nm.
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II. EXPERIMENT
We grew graphene on the Si-face of either high purity semi-insulating ͑HPSI͒ 4H͑0001͒ 2 in. SiC wafers or semiinsulating 6H͑0001͒ 2 in. SiC wafers. The wafers of both polytypes had a chemical mechanical polished epitaxy-ready surface on their Si polar face.
Graphene was grown in an UHV chamber ͑base pressure of ϳ3 ϫ 10 −10 Torr͒ equipped with a custom-designed, inductively heated graphite susceptor hot zone that can accommodate 2 in. wafers. The shape, dimensions, shielding, and materials of the hot zone were optimized to produce uniform heating of 2 in. wafers up to the required process temperatures. The temperature was measured with a two-color pyrometer, which is connected in a feedback loop comprising a programmable temperature controller and a 12 kW rf power supply.
For the samples that we used in the demonstration of rf-FET devices, we grew graphene on 4H͑0001͒ SiC wafers by a͒ Electronic mail: dimitrak@us.ibm.com combining for the first time a cleaning step under a Sicontaining gas followed by annealing/graphenization at a higher temperature in argon. The SiC wafer was cleaned mainly from oxide contamination by annealing at 810°C under disilane flow ͑20% disilane in He͒. Chemical vapor cleaning processes involving Si-containing gas molecules have been shown in the past to effectively remove oxides from the surface of SiC, 15, 16 mainly by converting SiO 2 to SiO, the latter being a more volatile oxide. After the cleaning step, the SiC wafer was annealed at 1450°C for 2 min under Ar flow at a pressure of 3.5ϫ 10 −4 Torr and then was allowed to cool down in Ar.
The sample that showed the highest gated Hall mobility in Table III was grown on the Si-face of a semi-insulating 6H͑0001͒ SiC wafer. The process sequence used for this sample comprised an extra annealing step ͑compared to the original process described above͒ in 20% disilane in He at T = 1140°C at pressure P =8ϫ 10 −7 Torr, i.e., under conditions that favor the ͱ 3 ϫ ͱ 3 surface reconstruction of SiC. 16 After the cleaning step at 810°C and the 1140°C anneal ͑both under disilane flow͒, the SiC wafer was annealed at 1450°C for 10 min under Ar flow at a pressure of 3.5 ϫ 10 −4 Torr and then was allowed to cool down in Ar. Ungated Hall bar devices ͑200ϫ 160 m 2 ͒ were fabricated by depositing Ti/Pd/Au contacts on top of blanket graphene using optical lithography and lift-off, followed by graphene patterning to the appropriate Hall bar shape using another optical lithography step, oxygen reactive ion etching, and wet stripping of the resist. For the smaller Hall devices ͑1.5ϫ 1.0 m 2 ͒ e-beam lithography was used instead of optical lithography.
Atomic layer deposition ͑ALD͒ was used for the deposition of the high-k gate dielectric used in the fabrication of top-gated graphene Hall bars and rf-FETs. In order to enable uniform oxide coverage, a 10-nm-thick layer of polyhydroxystyrene-based polymer was spun first on the graphene surface to act as a nucleation layer, followed by ALD of a 10-nm-thick layer of HfO 2 . 17 Finally, a Pd/Au ͑20 nm/40 nm͒ top-gate electrode was deposited and patterned by lift-off.
The samples were characterized by micro-Raman spectroscopy, tapping mode atomic force microscopy ͑AFM͒, and high resolution transmission electron microscopy ͑HRTEM͒. Micro-Raman spectroscopy was performed at room temperature with a Triax 322 spectrometer ͑Horiba Jobin Yvon͒ at 514.5 nm, using a 1200 line, 500 nm blaze grating. The light was sent through a 100ϫ objective with 0.8 numerical aperture to form a ϳ500 nm focal spot in the middle of the Hall bars. Measurements were performed with submilliwatt incident power to avoid heating. A SiC background, recorded on the same wafer in an area where the graphene had been removed, was subtracted from the raw spectrum, leaving behind only peaks due to the graphene overgrowth.
Transmission electron microscopy ͑TEM͒ samples were prepared using a dual-beam focused ion beam in situ lift-out technique using 30 keV Ga ions. Prior to ion milling, a sacrificial film was deposited to preserve the ion damage from the focused ion beam. The samples were cleaned by lower energy ͑a few keV͒ Ga ions. Bright-field HRTEM images of the interface between graphene and SiC were taken using a JEOL-3000F TEM with an accelerating voltage of 300 kV. Figure 1 shows the Raman spectrum of a graphene on 4H͑0001͒ SiC sample prepared as described above, after subtraction of the SiC background. The main features observed in this spectrum are the peaks labeled G and 2D. We also label the expected position of the D peak ͑at about 1325 cm −1 , marked with a dashed line͒, which is attributed to defects in graphene ͑e.g., edges or disordered regions͒. 18 This band is forbidden in defect-free graphene and graphite, and its absence is an indication of high quality graphene and minimal contribution from domain edges. The G peak centered at 1600 cm −1 is a first order band due to the doubly degenerate zone center E 2g optical phonon. 19 The 2D-phonon band at 2739 cm −1 is a second order peak due to two zone boundary optical phonons. The relative intensities of the G and 2D peaks and the weak absorption of the SiC Raman signal ͑not shown here͒ due to the graphene overlayer indicates one to two layer graphene. Figure 2͑a͒ shows a tapping mode AFM height image taken ex situ from this sample. The surface morphology is uniform over the whole wafer. The wafer surface is vicinal but pits appear on the terraces. Nevertheless, long continuous strips of unpitted material remain on each of the terraces. Figure 2͑b͒ shows the corresponding AFM phase image. AFM phase image contrast has been shown to be created between the ͱ 3 ϫ ͱ 3 surface reconstruction of SiC and the buffer layer ͑the 6 ͱ 3 ϫ 6 ͱ 3·R30 C-rich reconstruction of hexagonal SiC͒ as well as between the buffer layer and graphene. 16 However, we have obtained evidence that AFM phase image contrast is also created when different phases exist immediately below the topmost graphene layer ͑e.g., graphene on buffer versus graphene on graphene͒ due to different rates of energy dissipation between the tip and the sample for the different layer stacks ͑phase contrast arises from differences in the energy dissipation between the tip and the sample 20 are mostly linked to surface pits created by SiC decomposition, thus are expected to have more graphene than the light gray ͑yellow͒ regions. If the light gray ͑yellow͒ regions corresponded to buffer layer and dark gray ͑brown͒ regions to graphene regions, there would be no electrical conduction, as the dark gray ͑brown͒ regions are discontinuous and the buffer layer is not conductive. Thus, based on the excellent sheet conductivity and mobility properties measured from this sample ͑see Table I below͒, the light gray ͑yellow͒ regions should correspond to 1 monolayer ͑ML͒ of graphene and the dark gray ͑brown͒ regions to 2 ML of graphene. Based on this, we can conclude that one continuous graphene layer has been grown conformally over steps and pits on the SiC surface of this sample, and in addition, a second, discontinuous graphene layer has been grown ͓dark gray ͑brown͒ regions͔ under the top graphene layer. Figures 3͑a͒ and 3͑b͒ show HRTEM cross sections taken from the ungated Hall bar device area of the same sample. The position of the graphene layers is indicated by a dark band sandwiched between two bright bands, due to the slightly underfocused conditions used. 21 Up to a maximum of two layers of graphene ͑one plus a second possibly incomplete layer͒ appear to have been grown over SiC. Interestingly, the graphene layers seem to have been grown conformally over a two-bilayer step ͑ϳ0.5 nm high͒ of the SiC vicinal surface ͓Fig. 3͑b͔͒. This is a direct confirmation of previous evidence provided by scanning tunneling microscopy that graphene layers are continuous over SiC steps. 8, 22 It also explains why the existence of step edges had a minor effect on the mobility of multilayer graphene FETs having their current flowing parallel or perpendicular to the steps. 23 Standard, ungated Hall bar devices were used to measure the Hall mobility of graphene. The basic assumptions of the standard Hall measurement method ͑one kind of dominant charge carrier, the sheet resistance parallel to the constant current flow being independent of applied magnetic field͒ are valid for one to two layers of epitaxial graphene grown on the Si-face of SiC. Sheet resistance, R s , was calculated from Hall bar devices built on as-prepared graphene using the equation
III. RESULTS AND DISCUSSION
where w is the Hall bar channel width ͑200 m͒, d is the distance between voltage leads X 2 and X 1 ͑160 m͒, and I is a known current flowing between leads 1 and 2 ͑Fig. 4 shows a micrograph of the Hall bar device used for these measurements͒. The 2D carrier density ͑n s ͒ is derived by the equation
where e is the electron charge, R H is the Hall coefficient given by
͑Color online͒ ͓͑a͒ and ͑b͔͒ Tapping mode AFM images from 4H͑0001͒ SiC wafer after graphene formation using the original growth process. ͑a͒ Height image. ͑b͒ Phase image from the same area of graphene as in ͑a͒ light gray ͑yellow͒ vs dark gray ͑brown͒ regions: 1 ML graphene vs 2 ML graphene ͑see discussion in text͒. One continuous graphene layer grown conformally over steps and pits. ͓͑c͒ and ͑d͔͒ Tapping mode AFM images from 6H͑0001͒ SiC wafer after graphene formation using the modified growth process. ͑c͒ Height image. ͑d͒ Phase image from the same area of graphene as in ͑c͒ light gray ͑yellow͒ vs dark gray ͑brown͒ regions are observed that as in ͑b͒ they should correspond to 1 ML graphene vs 2 ML, respectively; however, in this sample, the dark gray ͑brown͒ region covers the majority of the surface. 
and B is the magnetic field applied perpendicular to the Hall bar plane. 24 The Hall mobility ͑ H ͒ is calculated by
Measurements from ungated Hall bar devices were performed on various devices built over one-quarter of the same 2 in. wafer used in the characterization above. Mobilities varied from 1070 to 1450 cm 2 V −1 s −1 with carrier densities between 3.6ϫ 10 12 and 2.8ϫ 10 12 cm −2 , respectively. The majority carriers were electrons as shown by the positive slope of the plot of the voltage difference between electrodes X 2 and Y 2 of the Hall bar ͑indicated by V xy ͒ versus the magnetic field B ͑in Fig. 5͒ that corresponds to Hall bar ͑4,1͒ whose electrical properties are described in Table I . A perfectly linear plot corroborates the validity of the assumptions employed in the standard Hall mobility measurement for one to two layer graphene grown on the Si-face of SiC, which were described above. Table I shows the properties of three such devices. It should be stressed that the size of the Hall bar devices ͑200ϫ 160 m 2 ͒ is large and that it contains approximately 100 or more vicinal terraces of SiC. This means that either a single graphene domain larger than these dimensions occupies the entire Hall bar area or that graphene domain boundaries, if existing, do not substantially affect the effective mobility of a multidomain graphene device, which would explain the high mobility measured.
Top-gated rf-FETs were fabricated on the same SiC/ graphene wafer to study the high frequency response of epitaxial graphene transistors. Adjacent to the rf-FETs, topgated Hall bar devices ͑inset of Fig. 6͒ were built to study the effect of gate-modulated charge carrier concentration on Hall mobility. The Hall mobility was measured at discrete gate voltage V G values, as described above. Figure 6 shows Hall mobility versus gate voltage V G for two devices. A maximum Hall mobility of 1575 cm 2 V −1 s −1 was measured at V G = −4.5 V.
Field-effect mobility, eff , was measured from the topgated Hall bar device using the relation
where ⌬G s is the change in the sheet conductance, ⌬n s is the 2D carrier density modulation due to the change in V G , because
The capacitance per unit area C i was measured to be 1.3 ϫ 10 −7 F cm −2 . It is important to note that using the fourprobe setup of the Hall bar device to measure G s =1/ R s , we avoided making any assumptions about the contact resistance of the FET, which would have introduced errors in the estimation of effective mobility. The distance between the voltage leads X 2 and X 1 of the top-gated Hall bar was L =30 m, while the graphene bar width was W =4 m. Based on the variation of the measured sheet conductance and the 2D charge density as a function of V g and using the equations shown above, the field-effect mobility versus V g plot was derived and is shown in Fig. 6 ͑device 1, open circles͒. Good agreement between Hall and field-effect mobilities is observed ͑within 10%͒. The highest field-effect mobility measured in this way was 1400 cm 2 V −1 s −1 . The agreement between our Hall mobilities measured before and after the deposition of the gate dielectric stack and the fieldeffect mobilities is quite remarkable and unusual based on previous literature results.
In order to study the high frequency response of epitaxial graphene top-gated rf-FETs, we used the methodology described by Lin et al. 25 The high frequency performance of a transistor for small-signal response is measured by S-parameter measurements up to 30 GHz, and it is mainly determined by the transconductance g m = dI d / dV g . Figure 8 , which corresponds to one of the first devices fabricated and tested on this graphene wafer, shows the current gain h 21 as a function of frequency, after de-embedding the pad parasitics using specific short and open structures. The current gain exhibits the 1 / f frequency dependence expected for a well-behaved FET. The cutoff frequency, defined as the frequency of unity current gain, is measured to be 16 and 24 GHz ͑Ref. 31͒ for V d of 1.0 and 2.0 V, respectively, for the 550-nm-gate-length graphene FET. The highest f T we measured for devices built on the same wafer and having the same gate length L G = 550 nm was 53 GHz, as shown in Fig.  9 . The variation in f T for several devices built on the same wafer and having the same gate length of 550 nm was between 20 and 53 GHz.
As expected from previous results on exfoliated graphene FETs showing that f T is proportional to ͑1 / L G ͒ 2 , 25 FETs built on the same epitaxial graphene on SiC wafer and having a shorter gate length ͑L G = 240 nm͒ produced higher peak cutoff frequencies as shown in Fig. 10 ͑some of the data in Fig.  10 were first reported in Ref. 14 recently͒. The maximum f T we measured from these devices was 100 GHz.
14 This is the highest cutoff frequency reported from any kind of graphenebased FETs. The highest f T value reported previously for epitaxial graphene FETs on SiC was 4.4 GHz, 28 while the highest f T value reported previously for exfoliated grapheneflake-based FETs was 50 GHz. Since the fabrication and testing of these rf devices, we have improved the Hall mobility of epitaxial graphene on the Si-face of SiC wafers by improving the process and materials combination that we used ͑see Sec. II͒. While we are still optimizing the process, Hall mobilities up to 2750 cm 2 V −1 s −1 have been measured at room temperature from large, ungated 160ϫ 200 m 2 Hall bar devices fabricated with epitaxial graphene grown on the Si-face of SiC, as shown in Table II . This epitaxial graphene was grown on the Si-face of a semi-insulating 6H͑0001͒ SiC and the process sequence comprised an extra annealing step in 20% disilane in He at T = 1140°C. Then, the SiC wafer was annealed at 1450°C for 10 min under Ar flow at a pressure of 3.5 ϫ 10 −4 Torr. The first three devices listed in Table II , which had mobilities of 1765, 1775, and 1804 cm 2 V −1 s −1 , were measured approximately two weeks after graphene formation and soon after the Hall bar device fabrication. The last three devices listed in Table II, with mobilities of 1580, 2640, and  2750 cm 2 V −1 s −1 , were measured after six months of exposure to ambient atmosphere. An interesting trend in the last three devices is that they exhibit four to five times lower carrier density than the first three devices that were measured originally. While it is expected that a lower carrier density could lead to higher carrier mobility in graphene, the cause for this difference needs to be investigated further. Figure 2͑c͒ shows tapping mode AFM height image from epitaxial graphene grown on the Si-face of a semi-insulating 6H͑0001͒ substrate with the aforementioned process. There is less pitting than that shown in Fig. 2͑a͒ , corresponding to graphene on 4H͑0001͒ SiC grown without the extra annealing step in 20% disilane in He at T = 1140°C. The phase image in Fig. 2͑d͒ is from the same area of graphene. Light gray ͑yellow͒ versus dark gray ͑brown͒ regions, like in Fig.  2͑b͒ , should correspond to 1 ML graphene vs 2 ML, respectively. However, in this sample, the dark gray ͑brown͒ region covers the majority of the surface. The better coverage of two graphene layers leads to a higher Hall mobility ͑2750 cm 2 / V s͒ on this sample than that measured from the sample shown in Figs. 2͑a͒ and 2͑b͒ ͑ϳ1450 cm 2 / V s͒. Figure 11͑a͒ shows the Raman spectrum of graphene on SiC 6H͑0001͒ ͓same sample corresponding to Table II ing the same analysis as for the spectrum in Fig. 1 , we conclude that the graphene coverage is about one to two layers ͑but less than three͒ from the relative intensities of the G and 2D peaks and the weak absorption of the SiC Raman signal ͑not shown here͒ due to the graphene overlayer. We took Raman spectra in three positions from the center to the edge of the wafer and plotted the intensity of the 2D peak ͑char-acteristic of graphene͒ for the three positions ͓Fig. 11͑b͔͒. Very good thickness uniformity from center to edge can be deduced.
To test the effect of pits on the measured Hall mobility at room temperature, we fabricated small, gated Hall bars ͑size 1 ϫ 1.5 m 2 ͒ in a targeted, pit-free area of graphene on SiC ͑same sample corresponding to Table II͒. Figure 12 shows the room-temperature Hall mobility measured from such a Hall bar as a function of top-gate voltage. The mobility increases as the concentration of electrons in graphene is reduced, up to a value Hall just above 4000 cm 2 / V s at V TG = −7.2 V, where the electron density is calculated to be just above 1.0ϫ 10 11 cm −2 ͓dark gray ͑red͒ symbols͔. At more negative top-gate voltages ͑lower electron concentrations͒ and as the Dirac point is approached, ambipolar transport starts becoming important and the equations used to model the device behavior are not expected to be valid ͑light gray symbols͒. The mobility measured at an electron density of 2.27ϫ 10 12 cm −2 ͑similar to the electron density values reported in Table II from large Hall bars͒ is 1750 cm 2 / V s. This mobility is similar to the Hall mobility measured from the large Hall bars ͑Table II͒, the latter being an average ͑effective͒ mobility for graphene on flat and pitted areas, and hundreds of vicinal steps and terraces. This confirms that pits on the SiC surface do not have a serious effect on the Hall mobility of the graphene grown over that surface. Table III lists the room-temperature Hall mobilities ͑published [27] [28] [29] [30] [31] [32] and from this work͒ from graphene grown on the Si-face of hexagonal SiC. The ungated Hall mobility we report is higher than previously published results, while the gated Hall mobility reported here is by far the highest Hall mobility ͑gated or ungated bars͒ reported from graphene grown on the Si-face of SiC. 
IV. CONCLUSION
In conclusion, we have grown up to two layer epitaxial graphene on the Si-face of 2-in.-diameter semi-insulating 4H͑0001͒ SiC wafers, and fabricated and tested ungated and gated Hall bar devices as well as rf-FETs using such graphene as the active channel. Room-temperature Hall mobilities up to 2750 cm 2 V −1 s −1 were measured from ungated, large, 160ϫ 200 m 2 Hall bars, and up to 4000 cm 2 V −1 s −1 from top-gated, small, 1 ϫ 1.5 m 2 Hall bars. Record peak cutoff frequency, f T , up to 100 GHz was measured from top-gated epitaxial graphene FETs with gate length L G = 240 nm, which is the highest cutoff frequency reported from FETs with any kind of graphene channels. The graphene used for the latter rf-FETs had room-temperature Hall mobilities up to 1450 cm 2 V −1 s −1 . Thus, based on the higher mobilities demonstrated by our most recent epitaxial graphene samples grown with our modified graphene growth process, there is considerable potential for achieving even higher rf-FET performance in the near future. 
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